Robust system reliability via systolic manufacturing level chip test operating real time on microprocessors/ systems
AssigneeInternational Business Machines Corporation
InventorsRavi Kumar Arimilli, Robert Alan Cargnoni, Guy Lynn Guthrie, William John Starke
Life of this patent
Estimating the term…
Abstract
A method and system are disclosed for running a manufacturing-level test program on an installed processor by interrupting processor execution of a non-test process. Periodic execution of the manufacturing-level test program allows the processor to continually self-test during normal function operation, in order to facilitate proper maintenance and function of the processor and a data processing system of which the processor is a part.
Claims16
A method of testing a processor installed within a data processing system, the method comprising:
- executing a first process on the processor while the processor is in a non-test mode of operation;
- interrupting execution of the first process;
- executing a manufacturing level test program that tests the processor;
- and
- executing a second process on the processor in the non-test mode.
A processor that supports self-testing while installed in a data processing system, the processor comprising:
- at least one execution unit;
- an instruction sequencing unit coupled to the at least one execution unit;
- and
- a programmable memory, within the processor, coupled to the instruction sequencing unit and containing a manufacturing-level test program, wherein the processor executes the manufacturing-level test program between execution of non-test processes.
A processor that supports self-testing while installed in a data processing system, the processor comprising:
- at least one execution unit;
- an instruction sequencing unit coupled to the at least one execution unit;
- and
- a programmable memory, within the processor, coupled to the instruction sequencing unit and containing a manufacturing-level test program, wherein the processor executes the manufacturing-level test program upon an interrupt of a non-test process executing on the processor.
A processor that supports self-testing while installed in a data processing system, the processor comprising:
- means for executing a first process on the processor in a non-test mode;
- means for interrupting execution of the first process;
- means for executing a manufacturing level test program;
- and
- means for executing a second process on the processor in the non-test mode.
Dependencies are inferred from the claim text.