Adaptive power routing and shield sharing to reduce shield count
AssigneeIntel Corporation
InventorsPrashant Saxena, Satyanarayan Gupta
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsPrashant Saxena, Satyanarayan Gupta
Estimating the term…
Described herein are two techniques referred to as “Adaptive Power Routing” and “Shield Sharing To Reduce Shield Count,” that allow power routing and signal routing to be integrated in a manner that provides more efficient and compact layout of design blocks as compared to traditional techniques. Adaptive power routing refers to completion of power routing to be postponed to the signal routing phase, at which time signal shielding requirements are also used to complete the power routing along with predefined power delivery constraints. Shield sharing optimization refers to the more efficient use of previously routed power lines and to the insertion of a reduced number of additional power lines so as to satisfy both shielding requirements and power supply requirements in a gridless environment. These two techniques allow routing in highly congested regions containing performance-critical and/or noise-sensitive signals to be manufactured using less die area than would be required with traditional routing methodologies and algorithms.
A method comprising:
A method of providing adequate shielding to a congested design block of an integrated circuit layout containing critical signal nets, the method comprising:
A method comprising:
An article comprising a storage medium accessible by an electronic device, the storage medium to store instructions that, when executed by one or more processors, cause the one or more processors to:
An article comprising an electronically accessible medium to store instructions to providing adequate shielding to a congested design block of an integrated circuit layout containing critical signal nets, the instructions, when executed by one or more processors, cause the one or more processors to:
An article comprising a storage medium accessible by an electronic device, the storage medium to store instructions that, when executed by one or more processors, cause the one or more processors to:
A method comprising:
An article comprising an electronically-accessible medium to provide access to instructions that, when executed, cause the one or more processors to:
A method comprising:
An article comprising an electronically-accessible medium that provides instructions that, when executed, cause one or more electronic systems to:
Dependencies are inferred from the claim text.