In-plane switching mode liquid crystal display device
AssigneeLG. Philips LCD Co., Ltd.
InventorsSeong Moh Seo, Hyun Ho Shin, Young Jin Oh, Hyun Chang Lee, Chang Yeon Kim
Life of this patent
Estimating the term…
Abstract
An in-plane switching mode liquid crystal display device comprises first and second substrates, a plurality of gate and data bus lines defining pixel regions and arranged on the first substrate, a plurality of data electrodes on same plane of the data bus lines these some parts are overlapped with adjacent gate bus line, a passivation layer on the data electrodes, a plurality of common electrodes on the passivation layer these some parts are overlapped with adjacent data electrodes, and a liquid crystal layer between the first and second substrates.
Claims32
An in-plane switching mode liquid crystal display device, comprising:
- a substrate;
- a plurality of gate and data bus lines arranged on the substrate defining a pixel region;
- transistors arranged at corresponding cross points of the plurality of gate and data bus lines;
- at least one data electrode connected to each one of the plurality of data bus lines, wherein a portion of the at least one data electrode overlaps with an adjacent gate bus line;
- a passivation layer formed above the transistors and the at least one data electrode;
- at least one common electrode formed above the passivation layer, wherein a portion of the at least one common electrode overlaps with the adjacent gate bus line and the at least one data electrode;
- and
- a common line coupled with the at least one common electrode.
An in-plane switching mode liquid crystal display device, comprising:
- a first substrate;
- a plurality of gate and data bus lines arranged on the substrate defining a pixel region;
- transistors arranged at corresponding cross points of the plurality of gate and data bus lines;
- at least one data electrode connected to each one of the plurality of data bus lines, wherein the at least one data electrode has no overlapping portions with an adjacent gate bus line;
- a passivation layer formed above the transistors and the at least one data electrode;
- at least one common electrode formed above the passivation layer, wherein the at least one common electrode has no overlapping portions with the adjacent gate bus line and a portion of the at least one common electrode overlaps the at least one data electrode;
- and
- a common line coupled with the at least one common electrode.
a liquid crystal display device, comprising:
- a substrate;
- first and second gate lines arranged substantially in parallel above the substrate;
- a bus line arranged to intersect the first and second gate lines to define a pixel;
- a transistor having a source and a drain formed near an intersection part of the bus line and the first gate line, the source being connected to the bus line;
- at least one data electrode connected to the drain of the transistor;
- a passivation layer formed above the transistors and the at least one data electrode;
- at least one common electrode arranged above the passivation layer in parallel with the second gate line, the at least one common electrode and the at least one data electrode engaged in an in-plane switching mode, wherein portions of at least two of the second gate line, the data electrode and the common electrode are overlapping with each other.
The liquid crystal display device of claim 29, wherein the photosensitive material comprises one of polyvinylcinnamate, polysiloxanecinnamate and cellulosecinnamate.
a method of manufacturing a liquid crystal display device, comprising the steps of:
- providing a substrate;
- forming first and second gate lines arranged substantially in parallel above the substrate;
- forming a bus line to intersect the first and second gate lines to define a pixel;
- fabricating a transistor having a source and a drain near an intersection part of the bus line and the first gate line, the source being connected to the bus line;
- forming at least one data electrode to the drain of the transistor;
- arranging a passivation layer above the transistors and the at least one data electrode;
- forming at least one common electrode above the passivation layer in parallel with the second gate line, the at least one common electrode and the at least one data electrode, wherein portions of at least two of the second gate line, the data electrode and the common electrode are overlapping with each other.
Dependencies are inferred from the claim text.