Mechanism for handling I/O transactions with known transaction length to coherent memory in a cache coherent multi-node architecture
AssigneeIntel Corporation
InventorsKenneth C. Creta, Manoj Khare, Lily P. Looi, Akhilesh Kumar
Life of this patent
Estimating the term…