Integrated circuit design and manufacture utilizing layers having a predetermined layout
OwnerNickolai Odilavadze, Georgiy Birioukovinventors
Life of this patent
Estimating the term…
Abstract
Systems and methods are provided that improve the efficiency of integrated circuit layout. The systems and methods provided herein also reduce the mask cost for ASIC and integrated circuit design.
Claims64
A method of laying out an integrated circuit, comprising:
- receiving a circuit description;
- and
- arranging a layout of an integrated circuit utilizing the circuit description, the layout including a plurality of layers, wherein at least one layer of the plurality of layers has a predetermined layout not utilizing the circuit description and wherein at least one other layer of the plurality of layers has a layout utilizing the circuit description.
A method of generating a layout for a circuit design, comprising:
- generating a layout of at least one layer of a design of an integrated circuit utilizing circuit description;
- and
- utilizing a layout of at least one other layer of the design of the integrated circuit, the layout of the at least one other layer being a predetermined layout.
A system for performing layout of an integrated circuit comprising multiple layers, the system comprising a layout module that generates a layout of at least two layers of an integrated circuit wherein one of the at least two layers utilizes a predetermined layout.
A computer-readable medium comprising computer readable instructions for causing a computer to generate a layout of an integrated circuit, the instructions comprising:
- loading a circuit description;
- and
- arranging a layout of an integrated circuit utilizing the circuit description, the layout including a plurality of layers, wherein at least one layer of the plurality of layers has a predetermined layout not utilizing the circuit description and wherein at least one other layer of the plurality of layers has a layout utilizing the circuit description.
A computer-readable medium comprising computer readable instructions for causing a computer to generate a layout of an integrated circuit, the instructions comprising:
- generating a layout of at least one layer of an integrated circuit utilizing circuit description;
- and
- utilizing a layout of at least one other layer of the integrated circuit, the layout of the at least one other layer being a predetermined layout.
An integrated circuit, comprising:
- at least one layer including a plurality of logic elements that are synthesized and laid out initiated a user defined circuit description;
- and
- at least one other layer including a plurality of signal paths that are arranged based upon a predetermined design.
A photomask for manufacturing an integrated circuit, comprising:
- a plurality of non-via areas each including a first edge and a second edge, the plurality of via areas being spaced at fixed distances from each other;
- a plurality of via areas being spaced fixed distances from each other;
- and
- a plurality of paths that each terminate within one of the via areas and that pass through both the first edge and the second edge of at least one of the plurality of non-via areas.
Dependencies are inferred from the claim text.