Capacitance measurement method
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsTakeshi Okagaki, Motoaki Tanizawa, Tatsuya Kunikiyo
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsTakeshi Okagaki, Motoaki Tanizawa, Tatsuya Kunikiyo
Estimating the term…
A capacitance measurement method is provided which is capable of measuring an accurate capacitance value even if a leakage current on a level that cannot be ignored occurs in a capacitance to be measured. In step S1, a test current ICnorm is measured by using a normal PMOS gate potential as a PMOS gate potential for providing on/off control of PMOS transistors in a predetermined cycle. In step S2, a current ICrat is measured by using, as the PMOS gate potential, a multiplied on-time PMOS gate potential, the “L” period and fall time of which are integral multiples of those of the normal PMOS gate potential. In step S3, based on the currents ICnorm, ICrat, a leakage current IRt is eliminated and the amount of capacity current CIC consisting only of a capacitance current component ICt is calculated. In step S5, a target capacitance is obtained based on the capacity current CIC and a charge frequency frat obtained in step S4.
A capacitance measurement method for measuring a capacitance to be measured which is connected to a CBCM (Charge Based Capacitance Measurement) circuit including a charge transistor,
Dependencies are inferred from the claim text.