Method and apparatuses for improving quality of digitally encoded speech in the presence of interference
AssigneeIntel Corporation
InventorAlan E. Waltho
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorAlan E. Waltho
Estimating the term…
Methods and apparatuses for encoding speech signals in the presence of interference that accurately establish a speech signal value subsequent to lost transmission packets. For one embodiment of the present invention, the initial bits of a speech transmission packet are encoded using a PCM encoding scheme and the remaining bits are encoded using a CVSD encoding scheme. Upon encoding, the initial bits of each packet, the instantaneous value of the voltage as derived from CVSD coder/decoder at the transmitter is encoded using PCM coding rather than CVSD coding. At the receiver, each packet is decoded independently using the PCM-encoded bits, rather than the terminal value of a preceding packet, to define a starting value. The PCM encoded bits of a valid packet are used to reestablish the signal value, thus avoiding packet-to-packet error in the presence of burst interference.
A method comprising:
A method comprising:
A machine-readable medium that provides executable instructions, which when executed by a processor, cause the processor to perform a method comprising:
A machine-readable medium that provides executable instructions, which when executed by a processor, cause the processor to perform a method comprising:
An apparatus comprising a processor and a memory coupled thereto, the memory having stored thereon executable instructions which when executed by the processor, cause the processor to encode a first portion of an analog speech signal using a first encoding technique, encode a second portion of the analog speech signal using a second encoding technique, and create a speech transmission packet having a plurality of bits such that a first number of bits represent the encoded first portion of the analog speech signal and a second number of bits represent the encoded second portion of the analog speech signal.
An apparatus comprising a processor and a memory coupled thereto, the memory having stored thereon executable instructions which when executed by the processor, cause the processor to receive a speech transmission packet having a plurality of bits, a first number of bits representing an encoded first portion of an analog speech signal encoded using a first encoding technique, and a second number of bits representing an encoded second portion of the analog speech signal encoded using a second encoding technique, decode the first number of bits in accordance with the first encoding technique, and decode the second number of bits in accordance with the second encoding technique.
A system comprising:
Dependencies are inferred from the claim text.