Semiconductor package and fabricating method thereof
AssigneeSiliconware Precision Industries Co., Ltd.
InventorsChi-Chuan Wu, Chien-Ping Huang
Life of this patent
Estimating the term…
Loading patent…
AssigneeSiliconware Precision Industries Co., Ltd.
InventorsChi-Chuan Wu, Chien-Ping Huang
Estimating the term…
A QFN semiconductor package and a fabrication method thereof are proposed, wherein a lead frame having a plurality of leads is adopted, and each lead is formed at its inner end with a protruding portion. A wire bonding region and a bump attach region are respectively defined on opposite surfaces of the protruding portion, and staggered in position. This allows a force applied from a wire bonder to the wire bonding regions not to adversely affect solder bumps implanted on the bump attach regions, so that the solder bumps can be structurally assured without cracking. Moreover, the wire bonding regions spaced apart from the bump attach regions can be prevented from being contaminated by an etching solution used in solder bump implantation, so that wire bonding quality can be well maintained.
A semiconductor package, comprising:
A fabrication method of a semiconductor package, comprising the steps of:
Dependencies are inferred from the claim text.