Semiconductor device including an isolation trench having a dopant barrier layer formed on a sidewall thereof and a method of manufacture therefor
AssigneeAgere Systems Inc.
InventorsJohn C. Desko, Thomas J. Krutsick, Chung-Ming Hsieh, Brian E. Thompson, Bailey Jones, Steve Wallace
Life of this patent
Estimating the term…