Latch-type level converter and receiver circuit accurately amplifying low-amplitude signals and receiving common-mode input signals higher than a supply voltage
AssigneeFujitsu Limited
InventorsShinichiro Matsuo, Hideki Takauchi
Life of this patent
Estimating the term…
Abstract
A latch-type level converter has a signal-input transistor, a latch, and a clock-input transistor. The signal-input transistor, which is a high-voltage transistor, receives an input signal, and the latch holds data of the input signal received by the signal-input transistor. The clock-input transistor controls the operation in accordance with a clock. According to the latch-type level converter, not only can low-amplitude signals be accurately amplified, but also input signals having a common-mode voltage higher than the supply voltage can be received.
Claims27
A latch-type level converter comprising a signal-input transistor receiving an input signal, a latch holding data of said input signal received by said signal-input transistor, and a clock-input transistor controlling operation in accordance with a clock, wherein said signal-input transistor is a high-voltage transistor.
A receiver circuit comprising a latch-type level converter, a latch circuit latching an output of said latch-type level converter, and a clock generating circuit generating a clock to be supplied to said latch-type level converter, wherein said latch-type level converter comprises a signal-input transistor receiving an input signal, a latch holding data of said input signal received by said signal-input transistor, and a clock-input transistor controlling operation in accordance with a clock of said n-phase clocks, wherein said signal-input transistor is a high-voltage transistor.
Dependencies are inferred from the claim text.