Semiconductor devices including protective layers on active surfaces thereof
AssigneeMicron Technology, Inc.
InventorsWarren M. Farnworth, Alan G. Wood
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsWarren M. Farnworth, Alan G. Wood
Estimating the term…
A stereolithographic method of applying material to form a protective layer on a preformed semiconductor die with a high degree of precision, either in the wafer stage, when attached to a lead frame, or to a singulated, bare die. The method is computerized and may utilize a machine vision feature to provide precise die-specific alignment. A semiconductor die may be provided with a protective structure in the form of at least one layer or segment of dielectric material having a controlled thickness or depth and a very precise boundary. The layer or segment may include precisely sized, shaped and located apertures through which conductive terminals, such as bond pads, on the surface of the die may be accessed. A plurality of discrete protective structures may be formed on corresponding semiconductor devices that are carried by a large-scale semiconductor substrate. Dielectric material may also be employed as a structure to mechanically reinforce the die-to-lead frame attachment.
A semiconductor wafer including a plurality of semiconductor device components, each semiconductor device component of said plurality having a protective layer on selected portions thereof, said protective layer on one of said plurality of semiconductor device components being substantially discontinuous from protective layers on adjacent ones of said plurality of semiconductor device components.
A semiconductor device component, comprising:
Dependencies are inferred from the claim text.