Interconnecting of digital devices
AssigneeIntel Corporation
InventorsRajeevan Amirtharajah, John R. Benham, John L. Critchlow, Thomas D. Simon, Mark E. Naylor
Life of this patent
Estimating the term…
Abstract
In some embodiments, a first conducting line, having a characteristic impedance, connects to a digital device while a second conducting line, also having a characteristic impedance, connects to another digital device. An impedance pathway connects the two conducting lines and has an impedance of at least one-third of the first conducting line's characteristic impedance and of at least one-third of the second conducting line's characteristic impedances. Other embodiments are claimed.
Claims33
An apparatus comprising:
- first and second digital devices;
- a first conducting line including a first characteristic impedance, the first conducting line connected to the first digital device, a second conducting line including a second characteristic impedance, the second conducting line connected to the second digital device;
- and
- an impedance pathway connecting the first conducting line to the second conducting line, the impedance pathway including an impedance of at least one-third of the first characteristic impedance and of at least one-third of the second characteristic impedance.
A method comprising:
- connecting first and second conducting lines respectively to first and second digital devices, the first conducting line including a first characteristic impedance, the second conducting line including a second characteristic impedance;
- and
- connecting an impedance pathway to the first and second conducting lines, the impedance pathway including an impedance of at least one-third of the first characteristic impedance and of at least one-third of the second characteristic impedance.
A method comprising:
- transferring electrical signals through an impedance pathway to at least one conducting line, the at least one conducting line including a first characteristic impedance, the impedance pathway including an impedance of at least one-third of the first characteristic impedance.
An apparatus comprising:
- two terminals adapted to connect to two digital devices;
- a first conducting line connected to the first terminal, a second conducting line connected to the second terminal, the first conducting line including a first characteristic impedance and the second conducting line including a second characteristic impedance;
- and
- an impedance pathway connecting the first conducting line to the second conducting line, the impedance pathway including an impedance of at least one-third of the first characteristic impedance and of at least one-third of the second characteristic impedance.
An apparatus comprising:
- a computer including a first central processing unit and a second central processing unit attached to a motherboard;
- a first conducting line connected to the first central processing unit and extending along the motherboard, the first conducting line including a first characteristic impedance;
- a second conducting line connected to the second central processing unit and extending along the motherboard, the second conducting line including a second characteristic impedance;
- and
- an impedance pathway connected to the first conducting line and the second conducting line, the impedance pathway including an impedance of at least one-third of the first characteristic impedance and of at least one-third of the second characteristic impedance.
A network comprising:
- first, second, and third CPU's;
- a first conducting line connected to the first CPU, a second conducting line connected to the second CPU, a third conducting line connected to a the third CPU, the first conducting line including a first characteristic impedance, the second conducting line including a second characteristic impedance, the third conducting line including a third characteristic impedance;
- and
- an impedance pathway including first, second, and third resistive elements, the first resistive element connects the first conducting line to the second conducting line, the second resistive element connects the second conducting line to the third conducting line, the third resistive element connects the first conducting line to the third conducting line, the first resistive element including an impedance of at least one-third of the first characteristic impedance and of at least one-third of the second characteristic impedance, the second resistive element including an impedance of at least one-third of the second characteristic impedance and of at least one-third of the third characteristic impedance, the third resistive element including an impedance of at least one-third of the first characteristic impedance and of at least one-third of the third characteristic impedance.
Dependencies are inferred from the claim text.