US 2003/0193769 A1 · ALGORITHM FOR DETECTING FAULTS ON ELECTRICAL CONTROL LINES

Abstract

A method for detecting faults in an electrical system having a plurality of control lines and an error indicator line is disclosed. This method determines which of the plurality of control lines are active and whether the error flag line is indicating that a fault is present. One of the plurality of control lines is deactivated when the error flag line is indicating that a fault is present. Further, the method re-determines whether the error flag line is indicating a fault is present and then determines that a fault is present on the deactivated control line when the error flag line indicates that a fault is not present. In a further aspect of the present invention, the method re-activates the deactivated control line when the error flag line indicates that the fault is still present. These steps are repeated until the control line having a fault is identified.

Drawings

Drawings are temporarily unavailable. Open the PDF at USPTO

Drawings

Claims13

Dependent claims

A method for detecting faults in an electrical system having a plurality of control lines and an error indicator line, wherein the error indicator line indicates that there is a fault present on at least one of the plurality of control lines, the method comprising:

(a) determining whether the error indicator line is indicating that a fault is present;
(b) deactivating one of the plurality of control lines when the error indicator line is indicating that a fault is present;
(c) re-determining whether the error flag line is indicating a fault is present;
(d) determining that a fault is present on the deactivated control line when the error flag line indicates that a fault is not present;
(e) re-activating the deactivated control line when the error flag line indicate that the fault is still present;
and
(f) repeating steps (a) through (e) until the control line having a fault is indicated.

4 more elements

Dependencies are inferred from the claim text.

Description2,035 words

Summary600 words

#The present invention relates to methods for detecting and diagnosing electrical faults in electrical control systems.

#The early detection and diagnosis of electrical faults in electronic components and control systems is extremely beneficial to the overall system operation. A short circuit (i.e. a short to ground or a short to supply) on one of the system's control lines could damage a driver or other components connected to that control line causing a more pronounced system failure.

#Prior art integrated circuits typically incorporate event or fault detection strategies. Half bridge drivers offered by Infineon Corporation such as, the TLE 4207 dual half bridge driver, typically are used to control the operation of DC motors and are an example of a circuit having fault detection capability. This motor driver has built-in features such as diagnosis, over and under voltage lock-out, short circuit protection and over temperature protection to reduce the damage caused by a failure. An error flag is provided as an output of this driver device for detecting and diagnosing electrical faults on the two outputs of the device. For example, if the error flag is set high, then no error has been detected. If the error flag is set low, then there is an over temperature fault or an over voltage fault present.

Brief description of the drawings3 figures

#FIG. 1 is a schematic diagram of electrical control system for controlling the operation of a plurality of motors and actuators, in accordance with the present invention;

#FIGS. 2a and 2b are a flow diagrams illustrating a method for detecting faults on the electrical control lines of the control system when more than one control line is active, in accordance with the present invention; and

#FIG. 3 is a flow diagram illustrating a method for detecting faults on the electrical control lines of the control system when only one control line is active, in accordance with the present invention.

Detailed description1,336 words

#Referring now to FIG. 1, an electrical control system 10 is illustrated, in accordance with the present invention. Electrical control system 10 includes a processor 12, a driver circuit 14, and a plurality of controlled devices 16. Driver circuit 14 is shown and described herein as a dual driver circuit, however a single driver circuit having two outputs and an error flag input is also contemplated by the present invention. Furthermore, the present invention contemplates driver circuit 14 comprising multiple driver circuits such as three or more.

#In the case of a dual driver circuit, processor 12 is in communication with driver circuit 14 via a plurality of output control lines 18, 20, 22 and 24. Additionally, processor 12 receives error or fault information on input lines 26 and 28. Driver 14 is in communication with the plurality of controlled components 16 via control lines 30, 32, 34 and 36. Controlled component 16 may include DC motors 38 and 40 as well as solenoid 42 and 44.

#Processor 12 may be any suitable processor having the capability of executing software code and sending command signals to driver 14 to control the operation of the controlled components 16. Further, processor 12 should have an input port for receiving an error flag signal for diagnosing faults in the electrical control system. An example of such a processor or micro-controller is the C164 offered by Infineon Corporation. The motor driver or actuator driver 14 may be the motor driver device TLE 4207 or TLE 6208 family of drivers offered by Infineon Corporation or similar devices offered by other manufacturers (i.e. Motorola). 18

Timeline

12 Apr 2002Application filedUS 10/121,355
2 Jul 2002Assigned to Visteon Global Technologies, Inc.assignment of assignor's interest
16 Oct 2003Published
7 Feb 2008Assigned to Jpmorgan Chase Bank, N.A., AS Administrative Agentsecurity agreement
27 Feb 2009Assigned to Jpmorgan Chase Banksecurity interest
21 Apr 2009Assigned to Wilmington Trust Fsb, AS Administrative Agentassignment of security interest in patents
17 Jul 2009Assigned to The Bank of New York Mellon, AS Administrative Agentassignment of patent security interest
6 Oct 2010Assigned to Visteon Global Technologies, Inc.release by secured party against security interest in patents recorded at reel 022974 frame 0057
7 Oct 2010Assigned to Visteon Global Technologies, Inc.release by secured party against security interest in patents recorded at reel 022575 frame 0186
19 Oct 2010Assigned to Morgan Stanley Senior Funding, Inc., AS Agentsecurity agreement (revolver)
19 Oct 2010Assigned to Morgan Stanley Senior Funding, Inc., AS Agentsecurity agreement
26 Apr 2011Assigned to Visteon Corporation, Vc Aviation Services, LLC, Visteon Electronics Corporation, Visteon Global Technologies, Inc., Visteon International Holdings, Inc., Visteon Global Treasury, Inc., Visteon European Holding, Inc., Visteon Systems, LLC, Visteon International Business Development, Inc.release by secured party against security interest in patents on reel 025241 frame 0317
18 Apr 2014Assigned to Citibank., N.A., AS Administrative Agentsecurity interest
9 Jun 2014Assigned to Visteon Corporation, Vc Aviation Services, LLC, Visteon Electronics Corporation, Visteon Global Technologies, Inc., Visteon International Holdings, Inc., Visteon Global Treasury, Inc., Visteon European Holdings, Inc., Visteon Systems, LLC, Visteon International Business Development, Inc.release of security interest in intellectual property

Algorithm for detecting faults on electrical control lines

Life of this patent

Algorithm for detecting faults on electrical control lines

Life of this patent

Life of this patent

Abstract

Drawings

Drawings

Claims13

Description2,035 words

Drawings

Classification2 codes

Life of this patent

Description2,035 words