Tonality correcting circuit and hue correcting circuit
AssigneeSanyo Electric Co., Ltd.
InventorsYukio Mori, seiji Okada, Tetsuo Mise, Masahiko Yoshima, Haruhiko Murata, Toshiya Iinuma, Syugo Yamashita
Life of this patent
Estimating the term…
Loading patent…
AssigneeSanyo Electric Co., Ltd.
InventorsYukio Mori, seiji Okada, Tetsuo Mise, Masahiko Yoshima, Haruhiko Murata, Toshiya Iinuma, Syugo Yamashita
Estimating the term…
There are provided hue detecting means for detecting a hue component for each pixel from a first color difference signal R-Y and a second color difference signal B-Y, and gain controlling means for controlling for each pixel a gain for arbitrarily selected one of or an arbitrary combination of a luminance signal, a first color difference signal R-Y, and a second color difference signal B-Y depending on the detected hue component for each pixel.
A tone correcting circuit comprising:
A hue correcting circuit comprising:
A color correcting circuit characterized in that within a color difference signal plane, the range of a hue is divided into a plurality of regions by at least two division axes passing through the origin, and by comprising:
A color correcting circuit characterized in that within a color difference signal plane, the range of a hue is divided into a plurality of regions by at least two division axes passing through the origin, and by comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Backward citations are indexed for grants only.
Circuits for processing colour signals: hue control means, e.g. flesh tone control
Pictorial communication
Term end not estimated
The present invention relates to a tone correcting circuit, a hue correcting circuit, and a color correcting circuit.
FIG. 1 illustrates the configuration of a conventional signal processing circuit in a single plate-type CCD color camera.
A first 1H delay circuit 1 generates a video signal obtained by delaying an input video signal (a CCD output signal) by 1H (one horizontal period). A second 1H delay circuit 2 generates a video signal obtained by further delaying by 1H the video signal delayed by 1H.
FIG. 1 is a block diagram showing the configuration of a conventional signal processing circuit in a single plate type CCD color camera.
FIGS. 2a to 2d are schematic views for explaining that the tone of a video output can be adjusted by changing coefficients KRRY, KRBY, KBRY, and KBBY in a color difference matrix circuit.
FIG. 3 is a block diagram showing the configuration of a signal processing circuit in a single plate type CCD color camera.
Description is now made of embodiments in a case where the present invention is applied to a single plate type color camera.
[A] First Embodiment
Referring to FIGS. 3 to 10, a first embodiment of the present invention will be described.