Measuring junction leakage
OwnerClive David Beechinventor
Life of this patent
Estimating the term…
Loading patent…
OwnerClive David Beechinventor
Estimating the term…
A test structure is provided for allowing a parametric test system, for example towards the end of a production line at a foundry, to measure the junction leakage of a semiconductor device such as an integrated circuit. The structure is formed as part of the device and comprises a MOSFET whose source and drain are provided with connections which are accessible to the tester for biasing the device and measuring the drain current. A capacitor is connected between the gate of the MOSFET and another connection allowing the tester to supply various voltages to the connection. A junction diode is connected between the gate and body terminal of the MOSFET. During testing, the parametric tester supplies a voltage to allow the capacitor 1 to be charged via the forward-biased diode. The tester then supplies another voltage such that the diode becomes reverse-biased and its leakage current discharges the capacitor so that the voltage on the gate of the MOSFET falls. The drain current thus falls and the junction leakage through the diode can be determined from the rate of change of the drain current and knowledge of the transfer characteristic of the MOSFET and the capacitance of the capacitor.
A test structure for permitting a measurement of a junction leakage of a semiconductor device, comprising:
A test structure as claimed in 1, in which said first transistor has a body terminal and said second terminal of said diode is connected to said body terminal of said first transistor.
A semiconductor device comprising a test structure for permitting a measurement of a junction leakage of a semiconductor device, comprising:
A method of measuring a junction leakage of a semiconductor device comprising a test structure for permitting a measurement of a junction leakage of a semiconductor device, comprising:
Dependencies are inferred from the claim text.