System and method for automatically detecting and generating electronic program guide entries of future programming
AssigneeGateway, Inc.
InventorGary E. Sullivan
Life of this patent
Estimating the term…
Loading patent…
AssigneeGateway, Inc.
InventorGary E. Sullivan
Estimating the term…
An information handling system for utilizing an electronic program guide and a method for generating a future program guide are disclosed. A processor executes a program of instructions for the information handling system, and a memory stores the program of instructions that comprises a program guide for causing the information handling system to obtain current program guide information, to compare the current program guide information to previous program guide information, to thereby generate future programming information, and to generate a future program guide based upon the future programming information. The current program guide information is obtained from a program information source, and the previous program guide information is stored in an information storage medium of the information handling system. If a program of the current program guide information is the same as a program of the previous program guide information, the program is set as a recurring program, and a future program guide is generated that includes the recurring program.
A method for generating electronic program guide entries of future programming, comprising:
A system for generating electronic program guide entries of future programming, comprising:
A system for generating electronic program guide entries of future programming, comprising:
A system for generating electronic program guide entries of future programming, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Backward citations are indexed for grants only.
Channel or content management, e.g. generation and management of keys and entitlement messages in a conditional access system, merging a VOD…:…
Authorising the user terminal, e.g. by paying; Registering the use of a subscription channel, e.g. billing: centralised control of user terminal ;…
Content or additional data distribution scheduling, e.g. sending additional data at off-peak times, updating software modules, calculating the…:…
Generation or processing of protective or descriptive data associated with content; Content structuring: generation or processing of descriptive…
Term end not estimated
The present invention generally relates to the field of information handling systems and particularly to an electronic program guide for an information handling system.
It is often desirable to provide a program guide in an electronic format that provides programming information such as broadcast or cable television programming schedules for regularly scheduled programs and events. The electronic program guide (or EPG) may be compiled by a service provider and delivered to the user via electronic transmissions systems. The electronic program guide is then displayable on an information handling system such that the user may view the programming information to decide which programs to watch and at what times to watch them.
One disadvantage of the traditional electronic program guide is that it typically only includes information for a predetermined time period, typically 72 hours (3 days) from the date and time of the download. Thus, a user is not able to view programming information for time periods beyond the end time of the period covered by the downloaded programming guide data. Furthermore, if a user wanted to set up a recording device to record a recurring program on a recurring basis, the user would not be certain that a given program is a recurring program on the basis of the program guide since the program guide only provides information for a predetermined window of time and not beyond the end time of the program guide data. Additionally, if a user desired to set up an information handling system to remind the user of the start time of a recurring program, the user could not do so with the limited program guide data.
The numerous advantages of the present invention may be better understood by those skilled in the art by reference to the accompanying figures in which:
FIG. 1 is a block diagram of an information handling system operable to embody the present invention;
FIG. 2 is a block diagram of an electronic program guide system in accordance with the present invention;
Reference will now be made in detail to a presently preferred embodiment of the invention, an example of which is illustrated in the accompanying drawings.
Referring now to FIG. 1, a hardware system in accordance with the present invention is shown. The hardware system shown in FIG. 1 is generally representative of the hardware architecture of an information handling system of the present invention. A central processor 102 controls the information handling system 100. Central processor 102 includes a central processing unit such as a microprocessor or microcontroller for executing programs, performing data manipulations and controlling the tasks of information handling system 100. Communication with central processor 102 is implemented through a system bus 110 for transferring information among the components of information handling system 100. Bus 110 may include a data channel for facilitating information transfer between storage and other peripheral components of information handling system 100. Bus 110 further provides the set of signals required for communication with central processor 102 including a data bus, address bus, and control bus. Bus 110 may comprise any state of the art bus architecture according to promulgated standards, for example industry standard architecture (ISA), extended industry standard architecture (EISA), Micro Channel Architecture (MCA), peripheral component interconnect (PCI) local bus, standards promulgated by the Institute of Electrical and Electronics Engineers (IEEE) including IEEE 488 general-purpose interface bus (GPIB), IEEE 696/S-100, and so on. Furthermore, bus 110 may be compliant with any promulgated industry standard. For example, bus 110 may be designed in compliance with any of the following bus architectures: Industry Standard Architecture (ISA), Extended Industry Standard Architecture (EISA), Micro Channel Architecture, Peripheral Component Interconnect (PCI), Universal Serial Bus (USB), Access.bus, IEEE P1394, Apple Desktop Bus (ADB), Concentration Highway Interface (CHI), Fire Wire, Geo Port, or Small Computer Systems Interface (SCSI), as examples.
Other components of information handling system 100 include main memory 104, auxiliary memory 106, and an auxiliary processor 108 as required. Main memory 104 provides storage of instructions and data for programs executing on central processor 102. Main memory 104 is typically semiconductor based memory such as dynamic random access memory (DRAM) and or static random access memory (SRAM). Auxiliary memory 106 provides storage of instructions and data that are loaded into the main memory 104 before execution. Auxiliary memory 106 may include semiconductor based memory such as read-only memory (ROM), programmable read-only memory (PROM) erasable programmable read-only memory (EPROM), electrically erasable read-only memory (EEPROM), or flash memory (block oriented memory similar to EEPROM). Auxiliary memory 106 may also include a variety of non-semiconductor based memories, including but not limited to magnetic tape, drum, floppy disk, hard disk, optical, laser disk, compact disc read-only memory (CD-ROM), digital versatile disk read-only memory (DVD-ROM), digital versatile disk random-access memory (DVD-RAM), etc. Other varieties of memory devices are contemplated as well. Information handling system 100 may optionally include an auxiliary processor 108 which may be a digital signal processor (a special-purpose microprocessor having an architecture suitable for fast execution of signal processing algorithms), a back-end processor (a slave processor subordinate to the main processing system), an additional microprocessor or controller for dual or multiple processor systems, or a coprocessor.