Frame synchronization circuit
AssigneeNTT Mobile Communications
InventorsTOSHIO MIKI, SANAE HOTANI
Life of this patent
Estimating the term…
Abstract
A frame synchronization circuit is disclosed, which prevents the occurrence of synchronous error due to a data loss/insertion while restraining a false synchronization/out of synchronization based on typical code error in a conventional data transmission system. The frame synchronization circuit is provided with a frame synchronization code detector (32) which detects a frame synchronization code from a received data sequence to output a frame position and outputs a checked result by checking a frame synchronization code detected and a correct frame synchronization code, and a data loss and data insertion period judgment circuit (54) which presumes whether a data loss or data insertion has occurred in the received data sequence according to the checked result.
Claims11
A frame synchronization circuit used on a reception side of a data transmission system adopted a frame composition in which a frame synchronization code is positioned in a frame scatteredly, said frame synchronization circuit comprising;
- a frame synchronization code detector detecting the frame synchronization code from a received data sequence to output a frame position, and outputting a checked result by checking the frame synchronization code detected and a correct frame synchronization code;
- and
- a data loss and data insertion period judgment circuit presuming whether a data loss or data insertion has occurred in said received data sequence according to said checked result.
Dependencies are inferred from the claim text.