Delay circuit and semiconductor device using the same
AssigneeOki Electric Industry Co., Ltd.
InventorsTakashi Honda, Ken Nozaki
Life of this patent
Estimating the term…
Abstract
A delay circuit includes an output circuit including first and second output elements. The first and second output elements are connected serially between a first power supply source and a second power supply source. The delay circuit further includes a delay element, which is coupled between a first input circuit and an output circuit to generate a first control signal that is delayed with respect to the input signal. The delay circuit still further includes a first node coupled between the delay element and one of the first and second output elements; and a second node, coupled to the other output elements to supply a second control signal having substantially no delay with respect to the input signal.
Claims26
A delay circuit, comprising:
- a first input circuit which receives an input signal;
- an output circuit which comprises first and second output elements to supply an output signal, the first and second output elements being connected serially between a first power supply source and a second power supply source;
- a delay element, which is coupled between the first input circuit and output circuit to generate a first control signal that is delayed with respect to the input signal;
- a first node coupled between the delay element and one of the first and second output elements;
- and
- a second node which is coupled to the other output elements to supply a second control signal having substantially no delay with respect to the input signal.
A semiconductor device, comprising
- a delay circuit which comprises:
- a first input circuit which receives an input signal;
- an output circuit which comprises first and second output elements to supply an output signal, the first and second output elements being connected serially between a first power supply source and a second power supply source;
- a delay element, which is coupled between the first input circuit and output circuit to generate a first control signal that is delayed with respect to the input signal;
- a first node coupled between the delay element and one of the first and second output elements;
- and
- a second node which is coupled to the other output elements to supply a second control signal having substantially no delay with respect to the input signal.
Dependencies are inferred from the claim text.