Array transformation in a behavioral synthesis tool.
AssigneeMentor Graphics Corporation
InventorsShiv Prakash, Bryan Darrell Bowyer, Peter Pius Gutberlet
Life of this patent
Estimating the term…
Loading patent…
AssigneeMentor Graphics Corporation
InventorsShiv Prakash, Bryan Darrell Bowyer, Peter Pius Gutberlet
Estimating the term…
A behavioral synthesis tool for generating an integrated circuit design is described. The behavioral synthesis tool allows a designer to interactively allocate variables or arrays to memory resources without having to modify a source code description of the integrated circuit. The behavioral synthesis tool reads the source code description and generates a synthesis intermediate format stored in memory. The synthesis tool searches the in-memory synthesis intermediate format to find arrays for each process. The arrays are then listed in a graphical user interface (GUI). The GUI allows the designer to create memory resources, specifying the type of memory, the packing mode, etc. The designer is also provided the ability to vary the format among a plurality of formats used to pack arrays to memory during the memory packing process. Upon completion of modifying the memory allocation, the designer saves the changes and such changes are effectuated by automatically updating the synthesis intermediate format.
A method of reorganizing an array layout in a behavioral synthesis tool used to design an integrated circuit, comprising:
A synthesis tool that allows for interactive memory allocation in the design of integrated circuits, comprising:
A behavioral synthesis tool, comprising:
43 A method of packing an array to memory in a behavioral synthesis tool used to design an integrated circuit, comprising:
A method of synthesizing an integrated circuit comprising:
Dependencies are inferred from the claim text.