Structure of a semiconductor integrated circuit and method of manufacturing the same
AssigneeSeiko Instruments Inc.
InventorsYoshifumi Yoshida, Miwa Wake
Life of this patent
Estimating the term…
Loading patent…
AssigneeSeiko Instruments Inc.
InventorsYoshifumi Yoshida, Miwa Wake
Estimating the term…
To provide a semiconductor integrated circuit with a small change in characteristics and further with ideal subthreshold characteristics, in which an influence of a potential of a support substrate is suppressed. A method of manufacturing a semiconductor integrated circuit according to the present invention includes: forming at least one contact hole in a source-body-tie region of a transistor so as to reach a part of a support substrate through a semiconductor film and a buried insulating film on the support substrate; forming impurity regions of a second conductivity type in regions where transistors of a first conductivity type and a second conductivity type are to be formed, which reach an inner portion of the support substrate under the buried insulating film; forming an impurity region of a second conductivity type in a region where a transistor of a first conductivity type is to be formed, which reaches the buried insulating film on the semiconductor film; and forming an impurity region of a second conductivity type in a portion on the support substrate and opposing the impurity region of a second conductivity type with respect to the insulating film.
A method of manufacturing a semiconductor integrated circuit in which a CMOS transistor is formed on a semiconductor film of a first conductivity type formed on a support substrate of a first conductivity type via a buried insulating film, comprising:
A semiconductor integrated circuit in which a CMOS transistor is formed on a semiconductor film of a first conductivity type formed on a support substrate of a first conductivity type via a buried insulating film, comprising:
Dependencies are inferred from the claim text.