Correlation of behavioral HDL signals
OwnerKhalil Shalishinventor
Life of this patent
Estimating the term…
Abstract
A system and method for providing correlation of HDL signal names in the structural gate level description. In one embodiment, an HDL behavioral description of a circuit is processed by a correlation compiler to identify intermediate signals. The behavioral description is modified to specify that the intermediate signals are primary outputs of the circuit. The modified behavioral description is then processed by a synthesis tool to generate a structural description corresponding to the modified behavioral description. The structural description includes as outputs the identified intermediate signals.
Claims23
A system for generating a structural description of a circuit design based on a corresponding behavioral description comprising:
- a correlation compiler programmed to automatically modify an initial behavior description by inserting one or more primary inputs or outputs corresponding to one or more intermediate signals in the circuit design;
- and
- a synthesis tool coupled to the correlation compiler and configured to generate a structural description, wherein the structural description includes the one or more intermediate signals.
A system for generating a structural description of a circuit design based on a corresponding behavioral description comprising:
- a correlation compiler programmed to automatically identify one or more intermediate signals in the behavior description without using manually inserted indicators;
- and
- a synthesis tool coupled to the correlation compiler and configured to generate a structural description, wherein the structural description includes the one or more identified intermediate signals.
A system for generating a structural description of a circuit design based on a corresponding behavioral description comprising:
- a correlation compiler programmed to automatically identify one or more intermediate signals in an initial behavioral description wherein the one or more intermediate signals are not primary outputs of the circuit;
- a synthesis tool coupled to the correlation compiler and configured to generate a structural description, wherein the structural description includes the one or more identified intermediate signals.
Dependencies are inferred from the claim text.