Carry generator based on XOR, and conditional select adder using the carry generator, and method therefor
AssigneeSamsung Electronics Co., Ltd.
InventorKi-Seon Cho
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorKi-Seon Cho
Estimating the term…
A conditional select adder having a carry generating unit which generates a carry of two n-bit input data units X0-Xn−1, and Y0-Yn−1, and a sum generating unit which generates the sum of the input data, is provided. The carry generating unit comprises a first input unit which receives predetermined data based on the input data Xi and Yi; a second input unit which receives the initial carry; and a selection unit which receives the result of performing an XOR operation on the input data Xi and Yi, in which according to the XOR result, either predetermined data based on the input data Xi and Yi input to the first input unit, or the initial carry input to the second input unit is selected and output as a carry. The sum generating unit calculates a sum using the carry generated by the carry generating unit. Advantages include reducing power consumption, chip area, logic count, and delay time.
A carry generator for generating a carry of input data Xi and Yi according to an initial carry, the carry generator comprising:
A carry generator which generates a carry of two n-bit input data units X0-Xn−1, and Y0-Yn−1, the carry generator comprising one or more first sub-carry generating units, each of which comprises:
A conditional select adder which comprises a plurality of addition modules, each of which has a carry generating unit which generates the carry of two n-bit input data units X0-Xn−1, and Y0-Yn−1, and a sum generating unit which generates the sum of the input values;
A carry generating method which is used in an addition apparatus and generates a carry of input data Xi and Yi according to an initial carry, the carry generating method comprising:
A carry generating method which is used in an addition apparatus and generates a carry of two n-bit input data units X0-Xn−1 and Y0-Yn−1, comprising:
Dependencies are inferred from the claim text.