Post-processor using a noise whitened matched filter for a mass data storage device, or the like
OwnerRyohei Kuki, Koshiro Saekiinventors
Life of this patent
Estimating the term…
Abstract
A post-processor (10) is added to a PRML read channel in a mass data storage device for improving the error rate performance. The post-processor (10) includes dominant error pattern detection filters, which include a noise-whitening filter (32) and an error pattern matched filter (34). The post-processor improves performance by whitening the colored noise which bring the noise correlation loss, and by generating an error signal when one of the dominant error patterns is detected to enable the data output to be properly corrected.
Claims29
A post-processing method for use in a sampled data read channel of a mass data storage device that has a Viterbi detector that receives actual sampled partial response target data from a said data medium of a mass data storage device and produces a recovered data output signal, comprising:
- filtering an a recovered partial response target signal derived from said recovered data output signal and said sampled partial response target data to produce a filtered output signal;
- providing a threshold circuit to provide a threshold against which said filtered output signal is compared;
- generating an error event pattern indicating signal when a predetermined error event pattern occurs in said recovered data output signal;
- and modifying the recovered data output signal when said filtered output signal exceeds the threshold of said threshold circuit and said error event indicating signal is generated.
A sampled data detection technique for use in a mass data storage device, comprising:
- equalizing and sampling a read back signal from a transducer head of said mass data storage device to a partial response level of at least EPR4 to produce an actual sampled partial response target signal;
- detecting said actual sampled partial response target signal in a Viterbi detector having a partial response detection level of at least EPR4 to produce a recovered data output signal;
- delaying said actual sampled partial response target signal for a time substantially equal to a time required by said Viterbi detector to generate said recovered data output signal from said actual sampled partial response target signal to produce a delayed actual sampled partial response target signal;
- converting said recovered data output signal to a partial response level of said actual sampled data output signal to produce a converted recovered partial response target signal;
- subtracting said converted recovered partial response target signal from said delayed actual sampled partial response target signal to produce an error signal;
- determining the occurrence of a predetermined error event pattern in said recovered data output signal to produce an error event pattern indicating signal;
- producing, from said error signal, a detection signal having a magnitude based upon the occurrence of an error event;
- comparing said detection signal to a predetermined threshold level, and generating an error correction control signal if said data detection signal is larger than said predetermined threshold level, and said error event pattern indicating signal indicates an occurrence of an error pattern;
- and
- correcting said recovered data output signal to correspond to said predetermined data pattern if said error correction control signal has been generated.
A post-processor circuit for use in a sampled data read channel of a mass data storage device, comprising:
- a Viterbi detector that receives an actual sampled partial response target signal from a storage medium of said mass data storage device to produce a recovered data output signal;
- an error pattern detector to generate an error pattern event indicating signal if a predetermined error event pattern occurs in said sampled partial response target signal;
- a circuit for generating an error signal based upon a difference between said recovered data output signal and a delayed said actual sampled partial response target signal;
- a threshold circuit to generate an error correction control signal if a magnitude of said error signal exceeds a predetermined threshold;
- and an error correction circuit to modify the recovered data output signal when said error correction control signal and said error event pattern indicating occurrence signal are generated.
Dependencies are inferred from the claim text.