DC offset cancel circuit
AssigneeFujitsu Limited
InventorsFumitaka Kondo, Shinji Saito
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsFumitaka Kondo, Shinji Saito
Estimating the term…
It is intended to provide a DC offset cancel circuit capable of canceling DC offset regardless TDMA system and non-TDMA system, with simple circuit structure, and applicable to dual-mode-structured receivers. Out of output signals having at least two or more phases (OUT1, OUT2, . . . ), at least any one of the signals (OUT1, . . . ) is inputted to a phase converter unit. A signal outputted from the phase converter unit and any one of other signals not inputted to the phase converter unit (OUT 2, . . . ) are inputted to a comparator unit. A comparison result obtained at the comparator unit is fedback to a signal processing section and DC offset components are cancelled. Through the phase converter unit, phase of a signal is converted so as to make phases of signals to be compared same. Thereby, signal components of different phases are cancelled out each other and DC offset components as DC components can be compared.
A DC offset cancel circuit for canceling DC offset components between signals that constitute output signals having at least two phases different to each other when the output signals are outputted from a signal processing section, the DC offset cancel circuit comprising:
A DC offset cancel circuit for canceling DC offset components between two differential output signals when the differential output signals are outputted from a signal processing section, the DC offset cancel circuit comprising:
Dependencies are inferred from the claim text.