Method and circuit for accelerating redundant address matching
AssigneeMosaid Technologies Incorporated
InventorPaul Demone
Life of this patent
Estimating the term…
Abstract
There is provided a latched comparison circuit for generating complementary latched output signals. The latched comparison circuit comprises a comparator circuit for comparing an input address with a redundant address for generating a comparison output signal. The latched comparison circuit further comprises a flip-flop circuit coupled to the comparison output signal for latching the comparison output signal and for providing complementary latched comparison output signals in response to a clock signal.
Claims13
A latched comparison circuit for generating complementary latched output signals, said latched comparison circuit comprising:
- (a) a comparator circuit for comparing an input address with a redundant address for generating a comparison output signal;
- and
- (b) a flip-flop circuit coupled to said comparison output signal for latching said comparison output signal and for providing complementary latched comparison output signals in response to a clock signal.
A method for generating complementary latched output signals comprising the steps of:
- (a) comparing an input address with a redundant address for generating a comparison output signal;
- and
- (b) latching said comparison output signal in response to a memory clock signal for providing complementary latched comparison output signals.
A circuit for reducing a time delay between selecting a normal address and a redundant address in a memory device having normal and redundant memory elements, said circuit comprising:
- (a) a comparison circuit for comparing an input memory address with a redundant memory address for generating a comparison output signal;
- and
- (b) a flip-flop coupled with said comparison circuit for latching said comparison output signal in response to a memory clock signal, wherein said comparison circuit compares said addresses before said memory clock signal is asserted.
Dependencies are inferred from the claim text.