Layout for noise reduction on a printed circuit board and connectors using it
OwnerEric Juntwait, David F. Givensinventors
Life of this patent
Estimating the term…
Loading patent…
OwnerEric Juntwait, David F. Givensinventors
Estimating the term…
A printed circuit board (1) includes a plane substrate (10) having several insulated layers (11, 12, 13) used to dispose with conductive material. A row of footprints (2) used to connect to other electrical devices is disposed on an outer insulated layer (11) of the printed circuit board (1). These footprints (2) are paired and each is connected to a medial trace (5) formed on one of the intermediate layers (12) by a metalized hole (14). And the medial traces (C1, C1′) respectively connected to footprints (2) of the same pair (T1, R1) are formed on different intermediate layers (12) and aligned with each other for a predetermined distance. At least two traces (C3, C3′) connected to the chosen pair (T3, R3) are detoured to pass through a corresponding area aligned with the footprints (2) of their adjacent pair (T2, R2) mounted on the upper face (11) and are formed a corresponding footprint (R3′, T3′) over there respectively, so that the corresponding footprint (R3′, T3′) can be coupled with the footprints (T3, R3) to improve the noised signals received by the chosen pair (T3, R3) and its adjacent pair (T2, R2).
A noise reduced printed circuit board comprising:
A layout of a printed circuit board for noise reduction comprising:
A connector assembly having at least two mating ports to be engaged with a mating connector respectively, comprising:
A printed circuit board comprising:
A printed circuit board having conductive traces arrangement for reducing cross-talk therebetween, including
A printed circuit board comprising:
Dependencies are inferred from the claim text.