Circuitry for carrying out an arithmetic operation
AssigneeSTMicroelectronics S.r.l.
InventorTariq Kurd
Life of this patent
Estimating the term…
Abstract
The invention provides circuitry for carrying out an arithmetic operation requiring a plurality of iterations. The circuitry utilizes N sets of iteration circuitry arranged one after the other so that at least one of the sets of iteration circuitry receives an output from a preceding one of the sets of iteration circuitry. Each of the sets of iteration circuitry includes at least one adder part, wherein a full adder is provided by at least one part in one of the sets of iteration circuitry and a second part in a succeeding one of the sets of iteration circuitry.
Claims20
Circuitry for carrying out an arithmetic operation requiring a plurality of iterations, said circuitry comprising:
- N sets of iteration circuitry arranged one after the other so that at least one of said sets of iteration circuitry receives an output from a preceding one of said sets of iteration circuitry, each of said sets of iteration circuitry comprising at least one adder part, wherein a full adder is provided by at least one part in one of said sets of iteration circuitry and a second part in a succeeding one of said sets of iteration circuitry.
An adder for adding three inputs, said adder comprising a first stage for receiving two of said inputs and a second stage for receiving the third of said inputs, wherein said third input is used later than said first and second inputs.
Circuitry for carrying out an arithmetic operation in respect of at least one value, said circuitry comprising:
- calculation circuitry for performing said arithmetic operation;
- means for identifying if said value is a predetermined value;
- output means for providing an output for said circuitry for carrying out the arithmetic operation, said output means being arranged to receive an output from said calculation circuitry;
- and
- circuitry different to said calculation circuitry for providing an output to said output means if said value is identified by said identifying means as being a predetermined value.
Dependencies are inferred from the claim text.