Method and apparatus for variable length coding
AssigneeIntel Corporation
InventorsYen-Kuang Chen, Matthew J. Holliman, Herbert Hum, Per H. Hammarlund, Thomas Huff, William W. Macy
Life of this patent
Estimating the term…
Abstract
A method and apparatus for variable length coding is described. A method comprises receiving a group of data having a group of set values, identifying a group of positions of the group of set values within the group of data without branching, for each of the group of positions, encoding a run of non-set values preceding each of the group of positions.
Claims30
A method comprising:
- receiving a group of data having a group of set values;
- identifying a group of positions of the group of set values within the group of data;
- for each of the group of positions, encoding a run of non-set values preceding each of the group of positions.
A method comprising:
- loading a group of data into a buffer, the group of data having a group of one or more set bits;
- identifying a position of a first set bit in the buffer without non-loop related conditional branching;
- encoding a run of non-set bits preceding the position;
- and
- shifting the run of non-set bits and the first set bit out of the buffer.
An apparatus comprising:
- a buffer to host a group of data having a group of one or more set bits;
- and
- a variable length coding (VLC) module coupled with the memory, the VLC module to identify the group of set bits' positions and to encode each run of non-set bits with respect to the group of set bits' positions.
A machine-readable medium that provides instructions, which when executed by a group of processors of one or more processors, cause said group of processors to perform operations comprising:
- receiving a group of data having a group of set values;
- identifying a group of positions of the group of set values within the group of data;
- for each of the group of positions, encoding a run of non-set values preceding each of the group of positions.
A machine-readable medium that provides instructions, which when executed by a group of processors of one or more processors, cause said group of processors to perform operations comprising:
- loading a group of data into a buffer, the group of data having a group of one or more set bits;
- identifying a position of a first set bit in the buffer without non-loop related conditional branching;
- encoding a run of non-set bits preceding the position;
- and
- shifting the run of non-set bits and the first set bit out of the buffer.
Dependencies are inferred from the claim text.