AMPS receiver system using a zero-IF architecture
AssigneeQUALCOMM Incorporated
InventorsSteven C. Ciccarelli, Arun Raghupathy
Life of this patent
Estimating the term…
Abstract
An AMPS receiver system utilizing a ZIF architecture and processing received forward link signals in the digital domain. The AMPS receiver system includes an antenna (105), a direct converter (110), high dynamic A/D converters (120,130), low pass filters (140, 150), a phase shifter (160), a digital VGA (170), a digital FM demodulator (180), an accumulator (185) and a controller (190). The direct converter (110) further includes a low noise amplifier (112), a splitter (113), mixers (114,116) and low pass filters (118,119). The controller (190) adjusts the gains of the low noise amplifier (112) and the digital VGA (170) based on the average power of the signal outputted by the digital VGA (170).
Claims42
An AMPS receiver system, comprising:
- an antenna for receiving a radio frequency (RF) signal transmitted from a remote location;
- a direct converter for converting the received RF signal to a baseband signal;
- an analog-to-digital converter (ADC) for converting the baseband signal to a digital baseband signal;
- a digital variable gain amplifier (DVGA) for amplifying the digital baseband signal to generate an amplified digital baseband signal, the DVGA having a DVGA control input for adjusting a gain of the DVGA;
- an accumulator for calculating an average power of the amplified digital baseband signal over a time period;
- a controller for receiving the calculated average power and maintaining the average power to a constant set point by sending a DVGA gain control signal to the DVGA control input to adjust the gain of the DVGA;
- and
- a digital FM demodulator for demodulating the amplified digital baseband signal to retrieve a message signal.
An AMPS receiver circuit, comprising:
- a direct converter for converting a received RF signal to a baseband signal;
- an analog-to-digital converter (ADC) for converting the baseband signal to a digital baseband signal;
- a phase shifter for changing a phase of the digital baseband signal;
- and
- a controller for sending a phase control signal to the phase shifter to control the phase of the digital baseband signal.
An AMPS receiver circuit comprising:
- a low noise amplifier (LNA) for amplifying a received RF signal to generate an amplified RF signal;
- a mixer for converting the amplified RF signal to a baseband signal;
- an analog-to-digital converter (ADC) for converting the baseband signal to a digital baseband signal;
- a phase shifter for changing a phase of the digital baseband signal;
- and
- a controller for controlling a gain of the LNA and the phase change of the phase shifter.
A method of processing a received radio frequency (RF) signal, the method comprising the steps of:
- amplifying the received RF signal to generate an amplified RF signal;
- converting the amplified RF signal to a baseband signal;
- converting the baseband signal to a digital baseband signal;
- amplifying the digital baseband signal to generate an amplified digital baseband signal;
- and
- controlling the amplification of the received RF signal and the digital baseband signal based on an average power of the amplified digital baseband signal.
A system for processing a received radio frequency (RF) signal, comprising:
- means for amplifying the received RF signal to generate an amplified RF signal;
- means for converting the amplified RF signal to a baseband signal;
- means for converting the baseband signal to a digital baseband signal;
- means for amplifying the digital baseband signal to generate an amplified digital baseband signal;
- and
- means for controlling the amplification of the received RF signal and the digital baseband signal based on an average power of the amplified digital baseband signal.
A wireless communication device comprising:
- an AMPS receiver for processing forward link AMPS signals;
- and
- a CDMA receiver sharing circuit elements with the AMPS receiver for processing forward link CDMA signals,
- wherein the shared circuit elements include a digital automatic gain control (DAGC) circuit.
Dependencies are inferred from the claim text.