Integrated circuit free from accumulation of duty ratio errors
AssigneeFujitsu Limited
InventorsMasao Kumagai, Hideto Fukuda, Shinya Udo
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsMasao Kumagai, Hideto Fukuda, Shinya Udo
Estimating the term…
An integrated circuit includes a first signal-inversion switching circuit which receives a signal supplied from an exterior thereof as a first input signal, followed by outputting the first input signal after logic inversion thereof in response to a first state of a switching signal and outputting the first input signal without logic inversion in response to a second state of the switching signal, a signal processing circuit which performs signal processing based on the output of the first signal-inversion switching circuit, and a second signal-inversion switching circuit which receives the output of the first signal-inversion switching circuit passing through the signal processing circuit as a second input signal, followed by outputting the second input signal after logic inversion thereof in response to the second state of the switching signal and outputting the second input signal without logic inversion in response to the first state of the switching signal.
An integrated circuit, comprising:
A liquid-crystal-display device, comprising:
A signal-transmission system, comprising a plurality of integrated circuits arranged in cascade connection, wherein each of said integrated circuits receives a signal supplied from a preceding stage and transfers the signal to a following stage after inverting a logic thereof.
The signal-transmission system as claimed in claim 9, wherein each of said integrated circuits includes:
Dependencies are inferred from the claim text.