Active peaking using differential pairs of transistors
OwnerShoujun Wang, Tad Kwasniewski +1inventors
InventorsShoujun Wang, Tad Kwasniewski, Bill Bereza
Life of this patent
Estimating the term…
Abstract
A circuit and methods for use in increasing both bandwidth and switching speed of CML circuits. Two differential pairs are provided with one differential pair having a size that is a fraction of the other pair. Thus, one pair will have a size of W while the other will have a size of W/A. Each one of the first differential pair is coupled to at least one of the second pair. By reconfiguring the connections between the two pairs, circuits which have fast charging/discharging times and increased bandwidth are obtained.
Claims18
A circuit including:
- a first differential pair of transistors,
- a second differential pair of transistors wherein:
- each one of the first differential pair is coupled to at least one of the second differential pair,
- a first size (W1) of a first one of the first differential pair matches a size of the second one of the first differential pair,
- a second size (W2) of a first one of the second differential pair matches a size of the second one of the second differential pair,
- the first size is a multiple of the second size such that
- 6 W1 = W2 A
- where A≧1.
A D-type flip-flop circuit including:
- a first differential pair of transistors,
- a second differential pair of transistors
- wherein:
- each one of the first differential pair is coupled to at least one of the second differential pair,
- a first size (W1) of a first one of the first differential pair matches a size of the second one of the first differential pair,
- a second size (W2) of a first one of the second differential pair matches a size of the second one of the second differential pair,
- the first size is a multiple of the second size such that
- 7 W1 = W2 A
- where A≧1.
A driver circuit for low voltage differential signalling, the circuit including:
- a first differential pair of transistors, a second differential pair of transistors wherein:
- each one of the first differential pair is coupled to at least one of the second differential pair,
- a first size (W1) of a first one of the first differential pair matches a size of the second one of the first differential pair,
- a second size (W2) of a first one of the second differential pair matches a size of the second one of the second differential pair,
- the first size is a multiple of the second size such that
- 8 W1 = W2 A
- where A≧1.
Dependencies are inferred from the claim text.