Back to results
US 2003/0120985 A1Published application
Method and apparatus for memory self testing
AssigneeArm Limited
InventorsRichard Slobodnik, Stephen John Hill, Gerard Richard Williams
Life of this patent
Estimating the term…
Abstract
A self-test controller 10 is responsive to scanned in self-test instructions to carry out test operations including generating a sequence of memory addresses that is specified by the self-test instruction. Combining multiple such self-test instructions allows a custom test methodology to be built up by a user using a generic self-test controller 10.
Claims34
Apparatus for processing data, said apparatus comprising:
- at least one memory having a plurality of memory storage locations associated with respective memory addresses;
- and
- a self-test controller operable to control self-test of said at least one memory;
- wherein
- said self-test controller is responsive to a self-test instruction to perform at least one memory access to each memory location within a sequence of memory storage locations, memory address changes between successive memory locations accessed within said sequence of memory storage locations being selected in dependence upon said self-test instruction such that said self-test controller may be configured by said self-test instruction to implement different memory test methodologies.
2 more elements
A method of testing a memory having a plurality of memory storage locations associated with respective memory addresses, said method comprising the steps of:
- passing a self-test instruction to a self-test controller coupled to said memory;
- and
- in response to said self-test instruction, performing at least one memory access to each memory location within a sequence of memory storage locations, memory address changes between successive memory locations accessed within said sequence of memory storage locations being selected in dependence upon said self-test instruction such that said self-test controller may be configured by said self-test instruction to implement different memory test methodologies.
Dependencies are inferred from the claim text.