Cmi-code coding method, cmi-code decoding method, cmi coding circuit, and cmi decoding circuit
AssigneeHitachi, Ltd.
InventorYoichi Nagata
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorYoichi Nagata
Estimating the term…
A CMI coding method, a CMI decoding method, a CMI coding circuit, and a CMI decoding circuit which do not adversely affect a main signal to be CMI-coded and which allow a high-speed asynchronous signal to be always transmitted by Coding Rule Violation, with a simple procedure and a simple hardware structure are provided. A CMI coding method is used in which an asynchronous signal is superposed on a main signal with the use of only CRV0 as CRV. In addition, when the main signal is replaced with CRV0 for a signal to be superposed, since the main signal cannot be transmitted, the CMI coding method is configured such that two bits of the main signal, which should be originally transmitted in a time slot (CRV-indication time slot) in which CRV0 is to be disposed and in the next time slot thereof, are two-bit-coded according to a predetermined rule, and the two-bit code is transmitted by the use of the first half and the second half of the next time slot (crammed main-signal time slot).
A CMI coding method for converting a first signal (511) and a second signal (512) to a CMI code (517, 817), comprising the steps of:
A CMI decoding method for regenerating a first signal (511) and a second signal (512) from a CMI code (521) in which the second signal is superposed on the first signal, comprising the steps of:
A CMI coding circuit (100, 100′) for converting a first signal (511) and a second signal (512) to a CMI code (517, 817), comprising:
A CMI decoding circuit (101, 101′) for regenerating a first signal and a second signal from a CMI code (521) in which the second signal is superposed on the first signal, comprising:
Dependencies are inferred from the claim text.