Methods, apparatus, and systems for reducing interference on nearby conductors
OwnerClaude Thibeault, Karl Fecteau +3inventors
InventorsClaude Thibeault, Karl Fecteau, Jean-Jacques Laurin, Yvon Savaria, Zhong-Fang Jin
Life of this patent
Estimating the term…
Abstract
In a method of data transmission according to one embodiment of the invention, data transitions on adjacent conductors are separated in time. In one such method, a plurality of sets of input signals is received, and a plurality of sets of corresponding output signals is transmitted. One set of the output signals is delayed with respect to another set by a delay period T_DLY. In another such method, the output signals are transmitted and received on the same semiconductor substrate.
Claims34
A method of data transmission, said method comprising:
- receiving a plurality of sets of input signals, each input signal having a series of state transitions synchronized to a data clock signal having a period T_CLK;
- and
- transmitting a corresponding plurality of sets of output signals such that each output signal (1) corresponds to an input signal of the corresponding set, (2) passes along a corresponding one of a plurality of conductive paths, and (3) has a series of state transitions corresponding to the series of state transitions of the corresponding input signal,
- wherein a time between a state transition on an input signal of one set and the corresponding state transition on the corresponding output signal exceeds a time between a state transition on an input signal of another set and the corresponding state transition on the corresponding output signal by a delay period T_DLY, and
- wherein the period T_CLK is greater than the delay period T_DLY, and
- wherein adjacent conductive paths that each carry an output signal of one set are separated by at least one conductive path that carries an output signal of another set.
A data transmitter configured and arranged to receive a plurality of input signals and to transmit a plurality of first output signals and a plurality of second output signals, each of the first and second output signals corresponding to a different one of the input signals and each being transmitted along a corresponding one of a plurality of conductive paths, said data transmitter comprising:
- a plurality of first latches, each having (1) a clock input configured and arranged to receive a first clock signal including a series of first transitions, with consecutive first transitions being separated by a time period T_CLK, (2) a latch input configured and arranged to receive a corresponding one of the input signals, and (3) an latch output configured and arranged to produce a corresponding latch signal, each first latch being further configured and arranged to latch a data value from the corresponding input signal to the corresponding latch signal upon each first transition;
- and
- a plurality of second latches, each having (1) a clock input configured and arranged to receive a second clock signal based on the first clock signal and including a series of second transitions, with consecutive second transitions being separated by a time period T_CLK, (2) a latch input configured and arranged to receive a corresponding input signal, and (3) a latch output configured and arranged to produce a corresponding latch signal, each second latch being further configured and arranged to latch a data value from the corresponding input signal to the corresponding latch signal upon each second transition;
- wherein each first output signal is based on a latch signal of a different one of the first latches and each second output signal is based on a latch signal of a different one of the second latches, and
- wherein a time between a transition on an input signal and a corresponding transition on a corresponding second output signal exceeds a time between a transition on an input signal and a corresponding transition on a corresponding first output signal by a delay period T_DLY, and
- wherein the time period T_CLK is greater than the delay period T_DLY, and
- wherein adjacent conductive paths that each carry one of the plurality of first output signals are separated by a conductive path that carries one of the plurality of second output signals.
A system for data transmission, said system including:
- a plurality of conductive paths;
- and
- a data transmitter configured and arranged to receive a plurality of input signals, each having a series of state transitions synchronized to a data clock signal having a period T_CLK, and to transmit a plurality of first output signals and a plurality of second output signals,
- wherein each of the first and second output signals corresponds to a different one of the input signals and has a series of state transitions corresponding to the series of state transitions of the corresponding input signal, and
- wherein the data transmitter is further configured and arranged to transmit each of the first and second output signals along a corresponding one of the plurality of conductive paths, and
- wherein a time between a state transition on an input signal and a corresponding state transition on a corresponding second output signal exceeds a time between a state transition on an input signal and a corresponding state transition on a corresponding first output signal by a delay period T_DLY, and
- wherein the time period T_CLK is greater than the delay period T_DLY, and
- wherein adjacent conductive paths that each carry one of the plurality of first output signals are separated by a conductive path that carries one of the plurality of second output signals.
Dependencies are inferred from the claim text.