System and method for managing CPCI buses in a multi-processing system
AssigneeLG Electronics Inc.
InventorsWoong Hee Park, Sang Ic Jeong
Life of this patent
Estimating the term…
Loading patent…
AssigneeLG Electronics Inc.
InventorsWoong Hee Park, Sang Ic Jeong
Estimating the term…
The present invention relates to a system and method for managing Compact Component Interconnect (CPCI) buses in a multi-processing system. More particularly, the present invention improves performance and reliability of boards or systems using CPCI buses as the basic buses, by enabling all slots on a CPCI bus to function as system slots and thus obtaining the effect of parallel processing. The present invention makes it possible for all the slots on the CPCI bus of a board or system, which uses the CPCI buses as basic buses, to function as system slots. Thus, several boards of one and the same function may be applied to all the slots. As a result, the present invention improves performance through the effect of parallel processing effect may also improve the reliability through the flexible operation of the system slot over the related art.
A method for managing Compact Peripheral Component Interconnect (CPCI) in a multi-processing system, comprising:
A method for managing Compact Peripheral Component Interconnect (CPCI) buses in a multi-processing system comprising:
A multi-processing system comprising a Compact Peripheral Component Interconnect (CPCI) bus;
A method for controlling a bus, comprising:
Dependencies are inferred from the claim text.