Method of forming low-leakage dielectric layer
AssigneeInternational Business Machine Corporation and Kabushiki Kaisha Toshiba
InventorsJohnathan Faltermeier, Keitaro Imai, Rajarao Jammy, Takanori Tsuda
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machine Corporation and Kabushiki Kaisha Toshiba
InventorsJohnathan Faltermeier, Keitaro Imai, Rajarao Jammy, Takanori Tsuda
Estimating the term…
Two new processes are disclosed for forming a high quality dielectric layer. A first process includes a re-nitridation step following the oxidation of an SiN film in the formation of a dielectric layer. A second process includes a sequential nitridation step to form a SiN film in the formation of a dielectric layer. In a particular embodiment of the second process, sequential ammonia annealing at elevated temperatures is used to bake sequentially deposited thin nitride layers. By using these methods, dielectric films with higher capacitance and lower leakage current have been obtained. The methods described herein have been applied to a deep trench capacitor array, but is equally applicable for other device dielectrics including, but not limited to, stacked capacitor DRAMs.
A method of forming a node dielectric for a capacitor, the method comprising:
A method of forming a node dielectric for a capacitor, the method comprising:
A method of forming a node dielectric for a capacitor, the method comprising:
Dependencies are inferred from the claim text.