# US 2003/0009608 A1 · Field bus interface board

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 2003/0009608 A1
- Document ID: US20030009608A1
- Status: Published application
- Kind: A1
- Application number: 09/960,934
- Filed: 2001-09-25
- Published: 2003-01-09
- Earliest claimed: 2001-07-06
- Assignees: Samsung Electronics Co., Ltd.
- Inventors: Bong-Chae Moon; Seung-Ho Hong; In-Ho Choi
- Web page: https://patentgrep.com/patent/US20030009608A1

## CPC

- G06F 13/385: {for adaptation of a particular data processing system to different peripheral devices}
- G05B 2219/2214: Multicontrollers, multimicrocomputers, multiprocessing
- G05B 2219/25006: Interface connected to fieldbus
- G05B 2219/25431: Dual Port memory
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)
- G05B: CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS (systems for controlling or regulating non-electric variables G05D; systems for regulating electric or magnetic variables G05F; control devices or systems insofar as characterised by mechanical features only G05G)

## Abstract

A field bus interface board is disclosed. The field bus interface board installed in a computer and connected to a field bus line has a main controller for controlling the entire operation of the field bus interface board. A field bus controller controls a data transmission and reception though the field bus line. A dual-port memory is shared between the computer and the main controller for exchanging data with the computer. A buffer memory buffers data transmitted to the field bus line or received from the field bus line, under the control of the field bus controller. A field bus interfacing means transmits data to the field bus line or receives data from the field bus line, under the control of the field bus controller.

## Claims

### Claim 1

A field bus interface board installed in a computer and connected to a field bus line, comprising:
a main controller for controlling an entire operation of the field bus interface board;
a field bus controller for controlling a data transmission and reception though the field bus line;
a dual-port memory shared between the computer and the main controller for exchanging data with the computer;
a buffer memory for buffering data transmitted to the field bus line or received from the field bus line, under the control of the field bus controller; and
field bus interfacing means for transmitting data to the field bus line or receiving data from the field bus line, under the control of the field bus controller.

### Claim 2 (depends on 1)

The field bus interface board as set forth in claim 1, further comprising a clock generator for providing a clock signal to both the main controller and the field bus controller, a main memory for processing data required to operate the main controller, and a boot memory for storing an operation program of the main controller.

### Claim 3 (depends on 1)

The field bus interface board as set forth in claim 1, wherein the field bus controller is connected to a data bus and is assigned a corresponding address, and the main controller designates the corresponding address for controlling the field bus controller.

### Claim 4 (depends on 1)

The field bus interface board as set forth in claim 1, wherein the field bus controller includes a DMA controller for directly controlling the buffer memory, and a Manchester encoder/decoder for encoding and decoding the data transmitted/received through the field bus line.

### Claim 5 (depends on 1)

The field bus interface board as set forth in claim 1, wherein the field bus interfacing means includes:
a pulse transformer having a primary transmitting coil and primary and secondary receiving coils for insulating an input/output signal of the field bus interfacing means;
an input/output unit connected to the secondary receiving coil, and having an output terminal connected to the field bus line for transmitting/receiving data;
a transmitting unit connected to the primary transmitting coil for amplifying a signal received from the field bus controller;
a filter unit connected to the primary receiving coil for removing a noise component from the received signal; and
a signal conversion unit for converting a noise-removed signal from the filter unit into a regular digital signal, and transmitting the digital signal to the field bus controller.

### Claim 6 (depends on 1)

The field bus interface board as set forth in claim 1, wherein an address of the dual-port memory is mapped to a memory address used in an operating system of the computer, such that the dual-port memory is shared between the computer and the main controller.