Method for prioritizing bus errors
AssigneeInternational Business Machines Corporation
InventorsChristopher Harry Austen, Michael Anthony Perez, Mark Walz Wenning
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsChristopher Harry Austen, Michael Anthony Perez, Mark Walz Wenning
Estimating the term…
A method for prioritizing bus errors for a computing system is provided. A subsystem test is executed on a first subsystem from a plurality of subsystems on a bus system, wherein the subsystem test on the bus system is specific to the first bus subsystem. An output is received in response to executing the subsystem test. In response to the output indicating an error on the first subsystem, a severity level is assessed based on the error. For all subsystems from the plurality of subsystems on the bus system, a subsystem test is executed on each remaining subsystem, wherein each subsystem test on the bus system is specific to each remaining subsystem. An output is received in response to executing each subsystem test. In response to the output indicating an error on any of the remaining subsystems, a severity level is assessed based on the error.
A method for prioritizing bus errors in a data processing system, the method comprising the steps of:
A computer program product, in a computer-readable medium, for prioritizing bus errors in a data processing system, comprising:
A data processing system comprising:
A system for prioritizing bus errors in a data processing system, comprising:
Dependencies are inferred from the claim text.