Programmable system including self locking memory circuit for a tristate data bus
OwnerPhilip J. Calamatasinventor
Life of this patent
Estimating the term…
Abstract
A self-locking memory circuit for a tri state data bus having multiple bit lines. The circuit includes a non-inverting buffer chip for connection to each bit line and a resistor having a predetermined electrical resistance connected across the buffer chip. The chip and resistor provide a predetermined impedance to the flow of electrical current in the self-locking circuit. The circuit changes its state when the current of the latest information on a bit line builds or lowers above or below threshold levels of the self-locking circuit.
Claims3
A self-locking memory circuit for a tri state data bus having multiple bit lines, said self-locking memory circuit comprising:
- a non-inverting buffer chip for connection to one of said bit lines;
- a resistor having a predetermined electrical resistance connected across said buffer chip;
- and
- said chip and resistor having upper and lower voltage thresholds that cause said chip to change states when a level of voltage applied to said chip and said resistor passes through said thresholds.
A programmable system comprising:
- a Digital Signal Processor for transceiving discrete electrical inputs;
- a tri state data bus electrically connecting said Digital Signal Processor to a CPU;
- said Digital Signal Processor and said CPU having difference rates at which they operate in performing their respective functions, and
- self-locking data bus circuits connected to respective bit lines of said data bus for matching different operating rates of said Digital Signal Processor and said CPU.
Dependencies are inferred from the claim text.