Electronic package with high density interconnect and associated methods
AssigneeIntel Corporation
InventorsTee Onn Chong, Seng Hooi Ong, Robert L. Sankman
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsTee Onn Chong, Seng Hooi Ong, Robert L. Sankman
Estimating the term…
An electronics package comprises an integrated circuit (IC) coupled to an IC substrate in a flip-chip ball grid array (FCBGA) configuration. The IC comprises a high density pattern of interconnect pads around its periphery for coupling to a corresponding pattern of bonding pads on the IC substrate. The substrate bonding pads are uniquely arranged to accommodate a high density of interconnect pads on the IC while taking into account various geometrical constraints on the substrate, such as bonding pad size, trace width, and trace spacing. In one embodiment, the substrate bonding pads are arranged in a zigzag pattern. In a further embodiment, the technique is used for bonding pads on a printed circuit board to which an IC package is coupled. Methods of fabrication, as well as application of the package to an electronic package, an electronic system, and a data processing system, are also described.
A substrate on which to mount an integrated circuit (IC) having a first dense formation of lands, the substrate comprising:
An electronic package comprising:
An electronic system comprising least one electronic package comprising:
A data processing system comprising:
A method comprising:
A method of forming a substrate comprising a plurality of layers, the method comprising:
A method comprising:
Dependencies are inferred from the claim text.