Semiconductor device with multiple power sources
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsAkira Yamazaki, Fukashi Morishita, Yasuhiko Taito, Nobuyuki Fujii, Mako Okamoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsAkira Yamazaki, Fukashi Morishita, Yasuhiko Taito, Nobuyuki Fujii, Mako Okamoto
Estimating the term…
Well bias voltages are generated in accordance with a logic power supply voltage and a memory power supply voltage. The transistor included in a control circuit in a memory core is constituted of a logic transistor manufactured through the same manufacturing steps as those for the transistors of a logic formed on the same semiconductor substrate. Well bias voltages (VBB, VPP) are applied to a back gate of this logic transistor. A memory integrated with a logic on a common semiconductor substrate is provided which allows a transistor of a control circuit therein to be manufactured through the same manufacturing process as that of the logic and allows reduction of current consumption.
A semiconductor device operating with at least a first power supply voltage and a second power supply voltage, comprising:
A semiconductor device operating on at least a first power supply voltage and a second power supply voltage, comprising:
A semiconductor device operating on at least a first power supply voltage and a second power supply voltage, comprising:
Dependencies are inferred from the claim text.