Method and arrangement in a stack having a memory segmented into data groups having a plurality of elements
AssigneeSystemonic AG
InventorsWolfram Drescher, Uwe Porst
Life of this patent
Estimating the term…
Abstract
In a data memory arrangement for a microprocessor system, in which the data memory is designed as a group memory composed of element memories in which data are storable in data groups having a plurality of elements under a group address in each instance, in order to make available a stack in which the memory space can be optimally utilized without the occurrence of memory gaps, the use is proposed of at least one memory pointer that has a group address component and an element address component. The stack memory can be operated with data words whose width is smaller than the data group width, without unutilized memory areas occurring in the stack.
Claims26
A method for storing data in a data memory stack, comprising:
- arranging a data memory as a plurality of element memories having a plurality of data word locations and having an element memory width which is smaller than the sum of the element memory widths of all the element memories;
- arranging data to be stored into data groups, each data group having a plurality of data words;
- providing a memory pointer for pointing to a memory location in said data memory, said memory pointer providing a memory address comprising a group address component and an element address component corresponding to at least one of said element memories;
- and
- writing each data word to be stored in an element memory designated by said element address component at a location in said element memory designated by said group address component.
A data memory stack for a data processor system, comprising:
- a data memory having a plurality of element memories, each element memory comprising a plurality of data word locations;
- a memory pointer for pointing to a memory location in said data memory, said memory pointer being arranged to store a group address component and an element address component;
- and
- a memory read/write circuit for reading data from and writing data to said data memory, said memory read/write circuit being arranged to read/write data from/to a data location corresponding to said group address component in at least one element memory selected according to said element address component.
Dependencies are inferred from the claim text.