Semiconductor device and manufacturing method thereof
AssigneeHitachi, Ltd.
InventorsTakeshi Furusawa, Takao Kumihashi, Shuntaro Machida
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsTakeshi Furusawa, Takao Kumihashi, Shuntaro Machida
Estimating the term…
To provide a method for manufacturing a semiconductor device, by which it is possible to form a trench or a hole with high aspect ratio on a methylsiloxane type film with low dielectric constant with causing neither via-connection failure nor short-circuit failure even when lower level interconnect is covered with etching stopper. The method comprises the processes of forming a layered film with a silicon oxide film on upper layer of a methylsiloxane type film and forming the layered film using a hard mask. When the etching stopper is etched, the silicon oxide film acts as a hard mask for the methylsiloxane type film, and transfer of faceting to the methylsiloxane type film is prevented. Thus, parasitic capacitance of multi-level interconnect can be reduced without causing via-connection failure and short failure.
A method for manufacturing a semiconductor device, comprising:
A method for manufacturing a semiconductor device, comprising:
A method for manufacturing a semiconductor device, comprising:
A semiconductor device, comprising:
A method for manufacturing a semiconductor device, comprising:
A method for manufacturing a semiconductor device, comprising:
A method for manufacturing a semiconductor device, comprising:
A method for manufacturing a semiconductor device, comprising:
Dependencies are inferred from the claim text.