Synchronous breakpoint system and method
AssigneeHewlett-Packard Development Company, L.P.
InventorsJoe Bolding, Dan Tormey, Gerald Everett
Life of this patent
Estimating the term…
Abstract
A system and method for synchronizing processors simulated in an architectural simulator for a multiprocessor environment. A synchronous breakpoint is set at a predetermined address location and a code portion targeted for execution on the target multiprocessor environment is launched on the simulator from a fixed location. Upon automatically stepping through a list of processors initialized in the simulator until each of the processors reaches the synchronous breakpoint, run control is returned to the user only after all processors have achieved a synchronous state. Debug operations may ensue thereafter by utilizing a debugger integrated with the architectural simulator.
Claims21
A method of synchronizing processors in a simulated multiprocessor environment operable to execute a code portion to be debugged, comprising the steps:
- providing a synchronous breakpoint at a predetermined address location with respect to said code portion;
- executing said code portion on said processors in said simulated multiprocessor environment from a fixed location;
- and
- when a first processor of said processors encounters said synchronous breakpoint, terminating execution of said code portion on said first processor while continuing to execute said code portion on remaining processors.
A method of debugging a code portion targeted for execution on a target hardware platform, comprising the steps of:
- providing an architectural simulator operable to simulate said target hardware platform, said architectural simulator having a debugger associated therewith, wherein said target hardware platform comprises a multiprocessor system;
- initializing in said architectural simulator a list of processors included in said target hardware platform;
- setting a synchronous breakpoint at a predetermined address location with respect to said code portion operable to be executed on said architectural simulator;
- launching said code portion on said architectural simulator from a fixed location;
- automatically stepping through said list of processors until each of said processors of said architectural simulator reaches said synchronous breakpoint;
- and
- thereafter, returning program control to said debugger for performing a debug operation.
A system for debugging a code portion targeted for execution on a target hardware platform, comprising:
- an architectural simulator operable to simulate said target hardware platform, said architectural simulator having a debugger associated therewith, wherein said target hardware platform comprises a multiprocessor system;
- means for initializing in said architectural simulator a list of processors included in said target hardware platform;
- means for setting a synchronous breakpoint at a predetermined address location with respect to said code portion operable to be executed on said architectural simulator;
- means for launching said code portion on said architectural simulator from a fixed location;
- means for automatically stepping through said list of processors until each of said processors of said architectural simulator reaches said synchronous breakpoint;
- and
- means for returning program control to said debugger for performing a debug operation after said processors have reached said synchronous breakpoint.
Dependencies are inferred from the claim text.