Method for forming metal wiring layer
AssigneeSamsung Electronics Co., Ltd.
InventorsMyoung-Bum Lee, Jong-Myeong Lee, Byung-Hee Kim, Gil-Heyun Choi
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsMyoung-Bum Lee, Jong-Myeong Lee, Byung-Hee Kim, Gil-Heyun Choi
Estimating the term…
A method is provided for forming a metal wiring layer of a semiconductor device, which is performed in an airtight space, the pressure of which is maintained below atmospheric pressure, to form a metal deposition prevention layer. An interlayer dielectric layer pattern is formed on a semiconductor substrate so as to define a hole region. A metal film is formed on the top surface of the interlayer dielectric layer pattern under a vacuum state so as to expose the side walls of the hole region. The metal layer is oxidized in the airtight space, the pressure of which is maintained below atmospheric pressure in an oxygen atmosphere, thereby forming a metal deposition prevention layer. A metal liner is selectively formed at the side walls of the hole region. A metal layer is formed inside the hole region defined by the metal liner and on the metal deposition prevention layer. The metal liner is heat-treated and reflowed.
A method for forming a metal wiring layer comprising the steps of:
Dependencies are inferred from the claim text.