CAM circuit with radiation resistance
AssigneeIntegrated Device Technology, Inc.
InventorsChuen-Der Lien, Michael J. Miller
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntegrated Device Technology, Inc.
InventorsChuen-Der Lien, Michael J. Miller
Estimating the term…
A CAM circuit including a RAM array, a CAM array, and a control circuit that systematically writes data from the RAM array to the CAM array, thereby preventing soft errors by continually restoring data that has been corrupted by radiation. The RAM and CAM arrays can be formed on the same substrate, but are preferably fabricated on separate substrates and mounted in a single package or on a PCB. Both the CAM and RAM can be formed using any conventional memory type (e.g., SRAM, DRAM, NVRAM), and the CAM array can be a binary, ternary, or quad CAM array. The CAM and RAM arrays can be formed on different substrates, or the same substrate. A system including an SRAM ternary CAM array and a RAM array perform quad CAM functions by performing read functions utilizing only the RAM array, while performing lookup functions using the ternary CAM array.
A content addressable memory (CAM) circuit comprising:
A content addressable memory (CAM) circuit comprising:
A method for operating a content addressable memory (CAM) circuit including a random access memory (RAM) array having a first memory cell, and a CAM array having a second memory cell, the method comprising:
Dependencies are inferred from the claim text.