MRAM array and access method thereof
AssigneeInternational Business Machines Corporation
InventorsToshio Sunaga, Hisatada Miyatake, Koji Kitamura
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsToshio Sunaga, Hisatada Miyatake, Koji Kitamura
Estimating the term…
A magnetic random access memory (MRAM) array is disclosed herein in which a plurality of wordlines and a plurality of bitlines are provided in matrix form, the wordlines including read wordlines and write wordlines, and memory elements are provided at the intersections of the wordlines and the bitlines, memory elements, respectively, including at least a ferromagnetic layer having a magnetization direction determined by the orientation of a magnetic field generated by an electric current passing through the bitline, and a read wordline driver connected to the memory array adapted to provide a first read signal to a first read wordline of a plurality of read wordlines, wherein a second read signal is provided to activate a second read wordline while the first read wordline remains activated.
An access method for accessing a memory circuit block comprising a memory array in which a plurality of wordlines and a plurality of bitlines are provided in matrix form, said respective wordlines consisting of read wordlines and write wordlines, and memory elements are provided at the intersections of the wordlines and the bitlines, each of said memory element including at least a ferromagnetic layer having a magnetization direction determined by the orientation of a magnetic field generated by an electric current passing through respective bitline;
A magnetic random access memory (MRAM) array circuit block, comprising:
Dependencies are inferred from the claim text.