Receiver
OwnerTakeo Suzuki, Kazuaki Ishiokainventors
Life of this patent
Estimating the term…
Abstract
The present invention provides a receiver including: A/D converters (1-1 to 1-4) for converting receiving analog signals (I1, Q1, I2, Q2) into digital signals; a quantizing error reduction signal generator (2) for generating a random noise quantizing error reduction; adders (3-1 to 3-4) for adding the converted digital signal and the quantizing error reduction signal; bit shift circuits (4-1 to 4-4) for reducing a bit number of addition; low-pass filters (5-1, 5-2) for removing a quantizing error reduction signal included in the digital signal having a reduced bit number; matched filters (6-1, 6-2); and a demodulation section (7).
Claims10
A receiver comprising:
- at least one A/D converter which converts received analog signal into a digital signal;
- a reduction signal generator which generates a random noise quantizing error reduction signal for reducing a quantizing error of the digital signal converted by the A/D converter;
- at least one adder which adds the digital signal and the quantizing error reduction signal generated by the reduction signal generator;
- at least one bit number modifier which modifies a bit number of an addition signal added by the adder;
- and
- at least one low-pass filter which removes a quantizing error reduction signal included in the digital signal having a bit number modified by the bit number modifier.
A receiver comprising:
- at least one A/D converter which converts a receiving analog signal into a digital signal;
- a reduction signal generator which generates a random noise quantizing error reduction signal for reducing a quantizing error of the digital signal converted by the A/D converter;
- at least one adder which adds the digital signal and the quantizing error reduction signal generated by the reduction signal generator;
- at least one de-spread unit which de-spreads the digital signal having a bit number modified by the bit number modifier;
- and
- at least one integral processing unit which integrates the digital signal inverse infused by the de-spread unit.
Dependencies are inferred from the claim text.