Computer system having software interrupt (INTn) instructions selectively operating in a virtual mode
AssigneeIntel Corporation
InventorsJohn H. Crawford, Donald Alpert
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsJohn H. Crawford, Donald Alpert
Estimating the term…
A computer system is disclosed herein including a given microprocessor specifically designed to operate in a virtual operating mode that allows a software program previously written for an earlier designed single program microprocessor to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program. The system also includes means for executing software interrupt (INTn) instructions, using emulation software forming part of the host program in order to emulate the way in which these instructions would have been executed by the earlier microprocessor. As a unique improvement to this overall computer system, certain ones of the INTn instructions are executed by means of emulation software while others are executed by means of the previously written program in cooperation with the given microprocessor and its host operating software program.
In a computer system including a given microprocessor which is specifically designed to operate in a virtual operating mode that allows a software program previously written for an earlier designed single program microprocessor to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program, said system further including means forming part of said given microprocessor and said host operating software program for executing software interrupt instructions (INTn instructions) using emulation software forming part of said host program in order to emulate the way in which said instructions would have been executed by said earlier microprocessor, the improvement comprising:
In a computer system including a given microprocessor which is specifically designed to operate in a virtual operating mode that allows a software program previously written for an earlier designed single program microprocessor to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program, said system further including means forming part of said given microprocessor and said host operating software program for executing software interrupt instructions (INTn instructions) using emulation software forming part of said host program in order to emulate the way in which said instructions would have been executed by said earlier microprocessor, the improvement comprising:
In a method of operating a computer system including a given microprocessor which is specifically designed to operate in a virtual operating mode that allows a software program previously written for an earlier designed single program microprocessor to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program, said system further including means forming part of said given microprocessor and said host operating software program for executing software interrupt instructions (INTn instructions) using emulation software forming part of said host program in order to emulate the way in which said instructions would have been executed by said earlier microprocessor, the improvement comprising the step of:
In a method of operating a computer system including a given microprocessor which is specifically designed to operate in a virtual operating mode that allows a software program previously written for an earlier designed single program microprocessor to execute in a protected, paged, multi-tasking environment under a particularly designed host operating software program, said system further including means forming part of said given microprocessor and said host operating software program for executing software interrupt instructions (INTn instructions) using emulation software forming part of said host program in order to emulate the way in which said instructions would have been executed by said earlier microprocessor, the improvement comprising the steps of:
Dependencies are inferred from the claim text.