Clock reshaping
AssigneeIntel Corporation
InventorsThomas D. Simon, Rajeevan Amirtharajah
Life of this patent
Estimating the term…
Abstract
An apparatus includes a clock generator configured to generate a series of new clock pulses, the clock generator having an input port for receiving input clock pulses, an output port for delivering the new clock pulses to a target circuit that uses the new clock pulses to determine at least a start time or a stop time of a signal generated by the target circuit, and, a pulse delay for governing the width of the new clock pulses, the delay including circuits that produces longer delays for faster corners.
Claims32
An apparatus comprising:
- a clock generator to generate a series of new clock pulses, the clock generator having
- an input port to receive input clock pulses,
- an output port to deliver the new clock pulses to a target circuit that uses the new clock pulses to determine at least a start time or a stop time of a signal generated by the target circuit, and
- a pulse delay to govern a width of the new clock pulses, the pulse delay including a circuit to adjust the width to compensate for variations in process, voltage and temperature.
An apparatus comprising:
- a first clock generator to generate a series of first clock pulses, the clock generator having
- an input port to receive input clock pulses,
- a first delay circuit to control the width of the first clock pulses,
- an output port to deliver the first clock pulses to a second clock generator, the second clock generator to generate a series of new clock pulses, the second clock generator having
- an input port to receive first clock pulses,
- a second delay circuit to govern the width of the new clock pulses, and
- an output port to provide the new clock pulses to a target circuit that uses the new clock pulses to determine at least a start time or a stop time of a signal generated by the target circuit.
A method comprising:
- generating a series of new clock pulses based on input clock pulses, the new clock pulses being reshaped in a manner that produces wider pulse widths for faster corners,
- using the new clock pulses to determine at least a start time or a stop time of a signal to be generated by a target circuit,
- detecting the input clock pulse, and
- adjusting a delay responsive to variations in process, voltage and temperature.
A method comprising:
- generating a series of first clock pulses based on input clock pulses,
- generating a series of new clock pulses based on first clock pulses, the new clock pulses being reshaped in a manner that produces wider pulse widths for faster corners,
- detecting a first clock pulse,
- adjusting a delay responsive to variations in process, voltage and temperature, and
- using the new clock pulse to determine at least a start time or a stop time of a signal to be generated by a target circuit.
An apparatus comprising
- means for generating a series of new clock pulses, including
- means for receiving input clock pulses, and
- means for delivering the new clock pulses to a target circuit that uses the new clock pulses to determine at least a start time or a stop time of a signal generated by the target circuit, and
- a means for governing the width of the new clock pulses, the means including a circuit that produces longer delays for faster corners.
An apparatus comprising
- means for generating a series of first clock pulses, including
- means for receiving input clock pulses, and
- means for delivering the first clock pulses to a clock re-shaping circuit, and
- means for generating a series of new clock pulses, including
- means for receiving first clock pulses, and
- means for delivering the new clock pulses to a target circuit that uses the new clock pulses to determine at least a start time or a stop time of a signal generated by the target circuit, and
- a means for governing the width of the new clock pulses, the means including a circuit that produces longer delays for faster corners.
Dependencies are inferred from the claim text.